必須 応募条件
- Master’s degree in Electrical Engineering or related STEM field.
- 10+ years of experience in semiconductor design enablement or PDK development.
- Deep understanding of the full design-to-tapeout workflow, including schematic, simulation, layout, physical verification, RC extraction, and mask generation.
- 7+ years of experience with: - DRC runset develo.